Enriching Software Verification with Analyses and Applications from Hardware

Nian-Ze Lee

LMU Munich, Germany

2022-10-06 @ CPAchecker Workshop







Who Am I?

- PhD at National Taiwan University in July 2021
 - Formal methods for electronic design automation
 - Visiting student at SoSy-Lab during 2020
- PostDoc at SoSy-Lab since October 2021

My Scientific Curiosities

Hardware and software verification share many in common
 Modeling: state-transition system
 Approach: satisfiability, interpolation, etc
 New methods for SW verification
 Adopt algorithms for HW verification
 Represent programs as circuits and use HW verifiers
 New applications for SW verification
 Represent circuits as programs

New Methods for Software Verification

Adopting HW-Verification Algorithms for SW

- Two new reachability analyses added to CPACHECKER
 - IMC: based on Interpolation and SAT-Based Model Checking, K. L. McMillan, CAV 2003 [5]
 - ISMC: based on Interpolation-Sequence Based Model Checking, Y. Vizel and O. Grumberg, FMCAD 2009 [9]

State-transition system: I(s), T(s, s'), P(s)

State-transition system: *I*(*s*), *T*(*s*, *s'*), *P*(*s*)
 I(*s*₀)*T*(*s*₀, *s*₁) *T*(*s*₁, *s*₂) ... *T*(*s*_{k-1}, *s*_k)¬*P*(*s*_k)



lnterpolant $C_1(s_1)$: 1-step overapproximation



Increment k if query becomes satisfiable

Interpolation-Sequence-Based Model Checking







$$(l_0, true) \\ \downarrow \\ (l_H, \varphi_0|_{i=0}) : I(s_0) \\ \downarrow \\ (l_H, (C \land \varphi_L)|_{i=1}) : T(s_0, s_1) \\ \downarrow \\ (l_H, (C \land \varphi_L)|_{i=2}) : T(s_1, s_2) \\ \downarrow \\ (l_H, (C \land \varphi_L)|_{i=k}) : T(s_{k-1}, s_k) \\ \downarrow \\ (\neg C \land \varphi_E) \lor (C \land \varphi'_E))|_{i=k}) : \neg P(s_k)$$



Solution for multi-loop programs: standard transformation to single loop

Experimental Setup

- CPACHECKER revision 40806
- ▶ Interpolants provided by MATHSAT 5
- Compared algorithms
 - IMC
 - PDR
 - BMC
 - k-Induction
 - Predicate abstraction
 - Impact
- Subset of ReachSafety from SV-COMP '22 [1]
 - Safe: 4234 tasks
 - Unsafe: 1793 tasks

Quantile Plot: Safe Tasks



Quantile Plot: Unsafe Tasks



New Applications for Software Verification

Verifying Hardware with Software Model Checkers

Hardware systems usually described as a sequential circuit

- Sequential elements (registers, storing state variables)
- Combinational circuitry (property and next-state logic)

Operation

- Initialize state variables (reset)
- Evaluate property and compute next states

Can be modeled as a single-loop program

Hardware Description Languages



Which frontend language should be supported?

The Btor2 [8] Language

- Word-level sequential circuits
 - Cf. Bit-level AIGER format
- Bit-vector and array
- Used in the Hardware Model Checking Competitions

Example

```
1 sort bitvec 3
2 zero 1
3 state 1
4 init 1 3 2
5 one 1
6 add 1 3 5
7 next 1 3 6
8 ones 1
9 sort bitvec 1
10 eq 9 3 8
11 bad 10
```

```
1 extern void abort(void);
2 void main() {
    typedef unsigned char SORT_1;
3
    typedef unsigned char SORT_9;
4
    const SORT_1 var_2 = 0;
5
6
    const SORT 1 var 5 = 1;
    const SORT 1 var 8 = 0b111;
7
    SORT 1 state 3 = var 2;
8
    for (;;) {
0
      SORT 9 var 10 = state 3 == var 8;
10
   SORT 9 bad 11 = var 10;
11
      if (bad 11) {
12
        ERROR: abort();
13
14
   SORT_1 var_6 = state_3 + var_5;
15
     var 6 = var 6 & 0b111;
16
     state 3 = var 6;
17
   }
18
19 }
```

BTOR2C: A Converter from Btor2 to C

- Implemented in C
- Supports all Btor2 constructs
- Converted more than a thousand tasks from HWMCC (which will be submitted to SV-COMP this year)

- Previous works [4, 7] use Verilog as frontend
- Benefits of Btor2
 - Simple; suitable for verification (IR)
 - Many tasks and tools from HWMCC

In practice, YOSYS [10] can translate Verilog to Btor2

Experimental Setup

Converted 1907 tasks from HWMCC and prior work [7]

- 1593 tasks with only bit-vectors
- 314 tasks with both arrays and bit-vectors
- 575 unsafe; 1332 safe
- Verifiers
 - Bit-level model checker: ABC [2]
 - ► Word-level model checker: AVR [3]
 - Software verifiers
 - CPACHECKER
 - COVERITEAM (parallel: CPA-SEQ, ESBMC, SYMBIOTIC)
 - VeriAbs

Comparing SW and HW verifiers



Observations

- Underlying solvers: SAT vs. SMT
- Algorithms: IC3/PDR vs. other algorithms
- ► Task representation: transition relation vs. arbitrary CFA

Conclusion

- What have been done?
 - New algorithms IMC and ISMC in CPACHECKER
- What is ongoing?
 - Verifying hardware with CPACHECKER via BTOR2C
- What will be done?
 - More new approaches (especially, IC3/PDR)
 - Verifying programs with HW verifiers

References I

- Beyer, D.: Progress on software verification: SV-COMP 2022. In: Proc. TACAS (2). pp. 375-402. LNCS 13244, Springer (2022). https://doi.org/10.1007/978-3-030-99527-0_20

Brayton, R.K., Mishchenko, A.: ABC: an academic industrial-strength verification tool. In: Proc. CAV. pp. 24–40. LNCS 6174, Springer (2010). https://doi.org/10.1007/978-3-642-14295-6_5



Goel, A., Sakallah, K.A.: AVR: abstractly verifying reachability. In: Proc. TACAS. pp. 413–422. LNCS 12078, Springer (2020). https://doi.org/10.1007/978-3-030-45190-5_23



Greaves, D.J.: A Verilog to C compiler. In: Proc. RSP. pp. 122–127. IEEE Computer Society (2000). https://doi.org/10.1109/IWRSP.2000.855208



McMillan, K.L.: Interpolation and SAT-based model checking. In: Proc. CAV. pp. 1–13. LNCS 2725, Springer (2003). https://doi.org/10.1007/978-3-540-45069-6_1



McMillan, K.L.: Lazy abstraction with interpolants. In: Proc. CAV. pp. 123–136. LNCS 4144, Springer (2006). https://doi.org/10.1007/11817963_14



Mukherjee, R., Tautschnig, M., Kroening, D.: v2c - A Verilog to C translator. In: Proc. TACAS. pp. 580–586. LNCS 9636, Springer (2016). https://doi.org/10.1007/978-3-662-49674-9_38

References II



- Niemetz, A., Preiner, M., Wolf, C., Biere, A.: Btor2, BtorMC and Boolector 3.0. In: Proc. CAV. pp. 587–595. LNCS 10981, Springer (2018). https://doi.org/10.1007/978-3-319-96145-3_32
- Vizel, Y., Grumberg, O.: Interpolation-sequence based model checking. In: Proc. FMCAD. pp. 1–8. IEEE (2009). https://doi.org/10.1109/FMCAD.2009.5351148
 - Wolf, C.: Yosys open synthesis suite. http://www.clifford.at/yosys/